The ultrathin gate oxides prepared by mechanical tensile-stress oxidation in the tilted cathode anodization system were studied. By bending the silicon wafer during the anodization process and releasing stress in the final stage, we applied mechanical tensile stress onto the silicon wafer to overcome the lattice mismatch between Si and SiO 2 . As a result of external mechanical stress in the gate oxide, different electrical characteristics of the metal-oxide-superconductor capacitors are discovered. Flatband voltages of the experimental samples with tensile-stress shift positively due to bandgap narrowing effect. It was observed that the quality and reliability of SiO 2 grown by tensile-stress oxidation are significantly improved. © 2007 The Electrochemical Society. ͓DOI: 10.1149/1.2823494͔ All rights reserved.
As the feature size of complementary metal-oxidesuperconductor ͑CMOS͒ devices is scaling down, the ultrathin gate dielectric with an equivalent oxide thickness ͑EOT͒ of ϳ2 nm is indispensable for nanoscale technology. At the same time, the interfacial transition region's fraction becomes larger of the total oxide layer. Conventional gate dielectrics ͑i.e., SiO 2 ͒ encounter the severe issue that the gate leakage current is approaching a critical level. High gate leakage current will cause CMOS devices to lose ideal electrical characteristics or cause reliability problems. Although the Si/SiO 2 interface is excellent for most cases, the lattice constant of Si does not match that of SiO 2 , whereas SiO 2 has a greater lattice constant. The lattice constant mismatch will form some bonding defects at the Si-SiO 2 interface, such as Si-Si stretched bonds and Si dangling bonds. These defects would turn into interface traps and suboxide transition regions, 1 which degrade the electrical characteristics, and would cause higher gate leakage current. 2 We managed to bend the silicon wafer to overcome lattice constant mismatch between Si and SiO 2 during the oxidation process. In microview, one side of the Si lattice on the surface will then sustain tensile stress so that the Si lattice will stretch out and become wider than usual. When the oxidant reacts with Si, the interface will be more perfect because of the less lattice constant mismatch. Applying external mechanical stress on a silicon wafer has been explored in the conventional thermal oxidation process. 3 For a silicon wafer sustaining tensile stress, the linear rate constant of the Deal-Grove model was found to be deformation dependent and the parabolic constant was stress dependent. 3 Furthermore, oxides as gate dielectrics of excellent quality can be fabricated by anodization, 4, 5 which is a room-temperature oxidation process in deionized water ͑electro-lyte͒. We attempt to apply mechanical tensile stress through the anodization process; thus, thermal stress effect can be avoided. In this work, electrical characteristics of the anodized oxides grown with applied tensile stress are compared to those of the control sample.
Experimental
The 3 in. boron-doped p-type silicon ͑100͒ wafers with a resistivity of 1-10 ⍀ cm and a doping concentration of 5 ϫ 10 15 cm −3 were used as the substrate of the MOS ͑p͒ capacitors. After standard RCA cleaning, oxides were grown through the anodization process. Postoxidation annealing was carried out in 100 Torr N 2 at 800°C for 15 s by rapid thermal process equipment. Following the thermal evaporation of Al film as the gate electrode, the MOS capacitors of size 150 ϫ 150 m were formed by conventional photolithography and wet etching. Finally, Al with 1% silicon was thermally evaporated on the back side of wafer to serve as the back contact. Figure 1 shows the setup of the anodization system with tensilestress application. A bar butted the back side of the wafer so that the other side, which was in front of the Pt electrode ͑cathode͒, would then sustain tensile stress. The schematic plot of the measured area along with the diameter of the silicon wafer with applied mechanical tensile stress is also shown in Fig. 2 . The anodization process was carried out for 10 min. During the last 2 min, we gradually released the mechanical tensile stress applied onto the wafer. In order to fix the position of the nonstress sample without applied stress, the bar still "slightly touched" the wafer. The Pt electrode was tilted so that oxides with various thicknesses can be grown on a single wafer as shown in Fig. 3 . In this way, oxide thicknesses distributed from 1.8 to 3.0 nm could be acquired on one wafer. The thickness distribution measured by ellipsometry is shown in Fig. 4 . If a specified horizontal position is chosen, then the oxide thickness will gradually change ͑thinner or thicker͒ in the vertical direction. The tensilestress sample also shows a similar distribution. In this experiment, the capacitance-voltage ͑C-V͒ and current density-voltage ͑J-V͒ curves were measured by an HP4280 precision inductance, capacitance, resistance ͑LCR͒ meter and an HP4140B pA meter, respectively. The EOT was extracted by fitting the two-frequency, three-element model corrected C-V curve under the consideration of quantum mechanical effect. 6, 7 Frequencies of 100k and 1 M Hz are taken for C-V correction. During the reliability test, the stressing current was injected by a Keithley 220 programmable current source.
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Results and Discussion
Electrical characteristics of tensile-stress sample.-C-V curves of the nonstress and tensile stress MOS ͑p͒ capacitors with distributed thickness are shown in Fig. 5 and 6 , respectively. The insets show the corresponding J-V curves of both samples. Under the comparisons of the nonstress and tensile-stress samples, we can observe that tensile-stress devices exhibit much more perfect C-V curve characteristics than nonstress devices. Under EOT = 2.2 nm, we can see that the tensile-stress sample still exhibits good C-V curves without capacitance attenuation, while the nonstress one does not. Figure  7 shows the gate leakage current density vs EOT relationship at V G = V FB − 1V. The gate leakage current of the tensile-stress sample is much smaller than that of the nonstress sample at V G = V FB − 1V. It is noted that under V G = V FB − 1V, i.e., accumulation region, the leakage current is strongly related to the gate dielectrics quality. With the benefit of tilted anodization, the EOT ranging between 2.2 and 2.9 nm can be obtained. It is obvious that the tensile-stress sample has lower gate leakage current than the nonstress sample by several times at the same EOT. This is a piece of evidence suggesting that the oxide quality is significantly improved by this technique, mentioned above. Furthermore, the effect is supposed to be more evident for thinner films because the presence of defects in the suboxide transition regions becomes much more crucial to the oxide quality. Figure 8 shows the typical C-V curves of the nonstress and tensile-stress MOS ͑p͒ capacitors. It is found that the flatband voltage ͑V FB ͒ of the tensile-stress sample shifted positively to −0.82 V around while that of nonstress C-V curve is very close to the ideal value −0.89 V. Figure 9 shows the V FB vs accumulation gate capacitance for nonstress and tensile-stress samples. The V FB of the tensile-stress sample ͑i.e., V FB = −0.80 to −0.82 V͒ are more positive than those of the nonstress ones, i.e., −0.85 to −0.88 V. There might be several reasons leading to flatband voltage shifts of tensilestress MOS capacitors, such as interface states, fixed oxide charges, and stress effects. In order to examine if the stress did harm to the Si-SiO 2 interface, the interface trap-induced capacitance ͑C it ͒ is evaluated, respectively, according to the capacitance difference at V FB between 100 and 1 kHz by the modified hi-lo frequency method describled in Ref. 8 . The result reports that under different oxide thickness, C it is calculated to be 31.0-34.8 pF for the tensile-stress samples, while 27.7-30.6 pF for the nonstress ones. The discrepancy is negligibly small, which implies that bending the wafer does no harm to the Si-SiO 2 interfacial property. From another point of view
where the V FB is the flatband voltage, W ms is the work function difference, C ox is the gate capacitance, and Q eff is the effective oxide charge, including interfacial charge and the fixed oxide charge. From Fig. 9 , we can calculate the effective oxide charge density. The values of effective oxide charge density are 6.2-7.2 ϫ 10 11 cm −2 for tensile-stress samples and 1.8-3.51 ϫ 10 11 cm −2 for nonstress samples, respectively. The difference is more than two times. However, because the interfacial quality of tensile-stress sample is close to that of the nonstress sample, the tensile-stress sample is supposed to have a similar fixed oxide charge density. Thus, we would attribute the discrepancy to the band-narrowing effect. The charge of the flatband voltage in MOS due to mechanical stress is generally given by
where m and s are the work functions of metal and semiconductor, respectively. Assuming that the stress-induced oxide charge variation could be neglected, Eq. 2 can be simplified as
It is noted that the change of metal work function m ͑͒ is related to the charge of the volume of metal. 9 In this work, ⌬ m is neglected because the stress in Al metal gate is small due to the Al formation after tensile-stress oxidation preparation. Therefore, the change of the flatband voltage due to tensile-stress oxidation is expected to be mainly due to the change of the Fermi level and the valence band of the semiconductor. Figure 10 shows the illustration of the energy band diagram with silicon bandgap narrowing effect. The E F of silicon of the tensile-stress MOS ͑p͒ shifted upward, so that the s is reduced and, in turn, introduces a less negative m s . Therefore, a decrease of m s in negative value is observed. This could be the main possible reason which leads to flatband shifts.
Reliability of tensile-stress sample.-Furthermore, the cumulative distribution of absolute gate voltage deviation ͉͑᭝V G ͉͒ of nonstress and tensile-stress samples after constant current stress is shown in Fig. 11 . The MOS capacitors were stressed under a constant current density of −10 mA/cm 2 for 15 s. The inset shows the comparisons of the monitored gate voltage vs stress time for nonstress and tensile-stress samples under EOT of 2.6 nm. We observe that the monitored gate voltages of the tensile-stress sample tend to change less under the same constant current stressing, which indicates less electron trapping. Moreover, we also observe that thicker gate oxides exhibit a similar trend but a bigger voltage deviation.
The tensile-stress sample shows smaller gate voltage deviation than the nonstress sample, which implies that the sample grown with applied mechanical tensile stress during anodic oxidation exhibits better reliability.
Finally, we conducted a reliability test to compare the timedependent dielectric breakdown of the nonstress and tensile-stress samples. It was reported that for thin oxides, breakdown is related to the buildup of neutral trap density. 10 This "wear-out" model of oxide breakdown has been investigated for a long time. [11] [12] [13] It is believed that traps build up in the oxide when the devices are stressed. When the trap density reaches a critical level, a conduction path is formed and the oxide goes to breakdown. 12 The reliability tests focus on the time to breakdown ͑T BD ͒ for the nonstress and tensile-stress samples. Figure 12 shows the Weibull plot of T BD for ten devices of MOS ͑p͒ capacitors with EOT = ϳ 2.6 nm stressed under constant current of −10 mA/cm 2 . The insets show the monitored gate voltage vs the stress time for nonstress and tensile-stress samples. We observe that the endurance time of the tensile-stress sample is longer than that of the nonstress samples. It indicates that the timedependent dielectric breakdown characteristic of tensile-stress sample is improved.
Conclusion
In this work, ultrathin gate oxides prepared by mechanical tensile-stress oxidation during anodization process to reduce the gate leakage current are demonstrated. The flatband voltage shifts of the samples grown with applied mechanical tensile stress are observed and the possible reason might be caused by silicon bandgap narrowing effect. The reliability of the tensile-stress oxidation sample is also much improved. This is important for the preparation of highquality ultrathin gate oxides. 
